



TMRTool

MILAE10000-7-ILT (v1.0)

Course Specification

Course Description

This comprehensive course is a thorough introduction to the Xilinx TMR (XTMR) solution for designs that require Triple Module Redundancy. The XTMR solution incorporates TMRTool, a proprietary software application that offers total control and flexibility for the TMR process for Xilinx FPGAs.

TMRTool allows you to easily trade off maximum radiation effect immunity against area, pinout, and board layout consideration.

The XTMR solution consists of TMR and device scrubbing. This combination fully accounts for the unique programmable logic and routing resources in FPGAs, delivering maximum SEU/SET protection. This class covers all those topics.

This one-day course offers valuable hands-on experience, allowing you to evaluate TMR's timing impact, as well as area and pinout considerations. You will also perform design verification to ensure functional integrity for pre- and post-TMR circuits.

Incoming students with little knowledge of SEU/SET considerations will get a thorough overview of how these risks affect technology in general and FPGAs in particular.

Level – Fundamental to Intermediate

Course Duration – 1 day

Price – \$800 or 8 Xilinx Training Credits

Course Part Number – MILAE10000-7-ILT

Who Should Attend? – Any design engineer who creates hardware with TMR requirements. This includes spaced-based deployment or similarly hostile environments

Prerequisites

- Basic digital design knowledge

Software Tools

- TMRTool 7.1
- ISE™ 7.1i
- ModelSim PE 6.0c

* Check with [Morgan Advanced Programmable Systems, Inc.](http://www.morgan-aps.com) for the specifics of the in-class lab board or other customizations. After completing this comprehensive training, you will have the necessary skills to:

- Recognize and address unique FPGA TMR challenges
- Perform comprehensive TMR for Xilinx FPGAs
- Prioritize SEU/SET risks against area and pinout limitations
- Incorporate device scrubbing into TMR strategy
- Create effective timing constraints for TMR design
- Modify testbenches to handle post-TMR circuits
- Incorporate TMRTool into the standard ISE design flow
- Choose the best overall solution for maximum SEU/SET immunity

Course Outline

- Virtex-II Radiation Effects Summary
- XTMR and Scrubbing Overview
- **Lab 1:** Basic TMRTool Design Flow
- XTMR and TMRTool Details
- XTMR and Timing Constraints
- **Lab 2:** Timing Constraints and Design Verification

- Performance and Application Issues
- **Lab 3:** Performance and Application Issues
- **Lab 4:** TMRTool Custom Macro Flow

Lab Description

This course is a lab-intensive, one-day workshop that gives you practical hands-on experience with TMRTool, design verification, timing constraints, and device implementation.

Each lab exercise offers insight to the underlying concepts, while enhancing designer skills and productivity. The exercises are briefly described here.

- **Lab 1:** Basic TMRTool Design Flow – Incorporate the TMRTool into the overall ISE design flow, set XTMR options, and export the post-TMR design
- **Lab 2:** Timing Constraints and Design Verification – Update timing constraints for TMR designs, modify the testbench for post-TMR design verification
- **Lab 3:** Performance and Application Issues – Evaluate trade-offs for output registers and bidirectional I/O, and assess impact of half-latch removal
- **Lab 4:** TMRTool Custom Macro Flow – Create user-defined macros as necessary for critical paths or functional blocks. Replace existing components for TMR circuit. Rerun simulation to ensure pre- and post-TMR logic and functional integrity

Register Today

Morgan Advanced Programmable Systems, Inc. (MAPS, Inc.) delivers public and private courses in locations throughout the central US region; including Iowa, Illinois, Kansas, Minnesota, Missouri, Nebraska, North Dakota, South Dakota and Wisconsin.

Visit morgan-aps.com/training, for full course schedule and training information.



You must have your tuition payment information available when you enroll. We accept credit cards (Visa, MasterCard, or American Express) as well as purchase orders and Xilinx training credits.

Student Cancellation Policy

- Students cancellations received more than 7 days before the first day of class are entitled to a 100% refund. Refunds will be processed within 14 days.
- Student cancellations received less than 7 days before the first day of class are entitled to a 100% credit toward a future class.
- Student cancellations must be sent [here](#).

MAPS Inc. Course Cancellation Policy



TMRTool

MILAE10000-7-ILT (v1.0)

Course Specification

- We regret from time to time classes will need to be rescheduled or cancelled.
- In the event of cancellation, live on-line training may be offered as a substitute.
- MAPS may cancel a class up to 7 days before the scheduled start date of the class; all students will be entitled to a 100% refund.
- Under no circumstances is MAPS responsible or liable for travel, lodging or other incidental costs. Please be aware of this cancellation policy when making your arrangements.
- For additional information or to schedule a private class contact us [here](#).