

## Course Description

This course provides a thorough introduction to the VHDL language.

The emphasis is on:

- Writing efficient hardware designs
- Performing high-level HDL simulations
- Employing structural, register transfer level (RTL), and behavioral coding styles
- Targeting Xilinx devices specifically and FPGA devices in general
- Utilizing best coding practices

### What's New for 2021.1

- All labs have been updated to the latest software versions

**Level** – FPGA 1

#### Course Details

- 3 days live instructor led training (online or in person)
  - 27 lectures
  - 11 labs
  - 1 demo

**Price** – \$2,400 or 24 Xilinx Training Credits

**Course Part Number** – LANG-VHDL

**Who Should Attend?** – Engineers who want to use VHDL effectively for modeling, design, and synthesis of digital designs

#### Prerequisites

Basic digital design knowledge

#### Subsequent Courses

- [Advanced VHDL](#)

#### Software Tools

- Vivado® Design Suite 2021.1

#### Hardware

- Architecture: N/A\*
- Demo board: Zynq® UltraScale+™ MPSoC ZCU104 board\*

\* This course does not focus on any particular architecture. Contact [Morgan Advanced Programmable Systems, Inc.](#) for the specifics of the in-class lab board or other customizations.

After completing this comprehensive training, you will have the necessary skills to:

- Implement the VHDL portion of coding for synthesis
- Identify the differences between behavioral and structural coding styles
- Distinguish coding for synthesis versus coding for simulation
- Use scalar and composite data types to represent information
- Use concurrent and sequential control structure to regulate information flow
- Implement common VHDL constructs (finite state machines [FSMs], RAM/ROM data structures)
- Simulate a basic VHDL design
- Write a VHDL testbench and identify simulation-only constructs
- Identify and implement coding best practices
- Optimize VHDL code to target specific silicon resources within the Xilinx FPGA
- Create and manage designs within the Vivado Design Suite environment

## Course Outline

### Day 1

- **Introduction to VHDL**  
Discusses the history of the VHDL language and provides an overview of the different features of VHDL. {Lecture}
- **VHDL Design Units**  
Provides an overview of typical VHDL code, covering design units such as libraries, packages, entities, architectures, and configuration. {Lecture, Lab}
- **VHDL Objects, Keywords, Identifiers**  
Discusses the data objects that are available in the VHDL language as well as keywords and identifiers. {Lecture}
- **Scalar Data Types**  
Covers both intrinsic and commonly used data types. {Lecture}
- **Composite Data Types**  
Covers composite data types (arrays and records). {Lecture}
- **VHDL Operators**  
Reviews all VHDL operator types. {Lecture}
- **Concurrency in VHDL**  
Describes concurrent statements and how signals help in achieving concurrency. {Lecture}
- **Concurrent Assignments**  
Covers both conditional and unconditional assignments. {Lecture, Lab}
- **Processes and Variables**  
Introduces sequential programming techniques for a concurrent language. Variables are also discussed. {Lecture, Demo, Lab}

### Day 2

- **Conditional Statements in VHDL: if/else, case**  
Describes conditional statements such as if/else and case statements. {Lecture, Lab}
- **Sequential Looping Statements**  
Introduces the concept of looping in both the simulation and synthesis environments. {Lecture, Lab}
- **Delays in VHDL: wait Statement**  
Covers the wait statement and how it controls the execution of the process statement. {Lecture}
- **Introduction to the VHDL Testbench**  
Introduces the concept of the VHDL testbench to verify the functionality of a design. {Lecture, Lab}
- **VHDL Assert Statements**  
Describes the concept of VHDL assertions. {Lecture}
- **VHDL Attributes**  
Describes attributes, both predefined and user defined. {Lecture}
- **VHDL Subprograms**  
Covers the use of subprograms in verification and RTL code to model functional blocks. {Lecture}
- **VHDL Functions**  
Describes functions which are integral to reusable and maintainable code. {Lecture, Lab}
- **VHDL Procedures**  
Describes procedures, common constructs that are also important for reusing and maintaining code. {Lecture}

#### Day 3

- **VHDL Libraries and Packages**  
Demonstrates how libraries and packages are declared and used. {Lecture, Lab}
- **Interacting with Simulation**  
Describes how to interact with a simulation via text I/O. {Lecture}
- **Finite State Machine Overview**  
Provides an overview of finite state machines, one of the more commonly used circuits. {Lecture}
- **Mealy Finite State Machine**  
Describes how to implement a Mealy state machine in which the output is dependent on both the current state and the inputs. {Lecture}
- **Moore Finite State Machine**  
Demonstrates how to implement a Moore state machine in which the output is dependent on the current state only. {Lecture, Lab}
- **FSM Coding Guidelines**  
Describes the guidelines and recommendations for using one or more procedural blocks when coding a finite state machine. {Lecture}
- **Vivado Simulator and Race Conditions in VHDL**  
Introduces the Vivado simulator simulation environment. Race conditions are also discussed. {Lecture}
- **Writing a Good Testbench**  
Explores how time-agnostic, self-checking testbenches can be written and applied. {Lecture, Lab}
- **Targeting Xilinx FPGAs**  
Focuses on Xilinx-specific implementation and chip-level optimization. {Lecture, Lab}

- Morgan A.P.S. may cancel a class up to 7 days before the scheduled start date of the class; all students will be entitled to a 100% refund.
- Under no circumstances is Morgan A.P.S. responsible or liable for travel, lodging or other incidental costs. Please be aware of this cancellation policy when making your arrangements.
- For additional information or to schedule a private class contact us [here](#).

#### Online training with real hardware

During the Covid-19 period, some companies do not allow their staff to participate in live in-person training.

- Consequently, Morgan Advanced Programmable Systems, Inc. has set up a training VPN where engineer participants can take classes online using the same computers and devCards used during in-person training.
- Even better, and upon request, you can use these computers after hours on training days to experiment with labs. This is not possible for in-person training.
- Additionally, just like in-person training, the laptops and devCards, tools, OS, and licensing are set up in advance.
- In some ways, live online-training is better than in-person...for example, you can grant the instructor permission to look at your Vivado, PetaLinux terminal, or Vitis for extended periods of time if your lab is not going exactly as planned to a missed step.
- This is often more comfortable than two engineers crowding around a laptop screen.
- Taking remote training also allows you to learn some tips and tricks for working remote. Whether your devCard is in the lab down the hall, or across the world via VPN, you can control your Xilinx based device quickly and efficiently.

#### Register Today

Morgan Advanced Programmable Systems, Inc. (Morgan A.P.S.) delivers public and private courses in locations throughout the central US region; including Iowa, Illinois, Kansas, Minnesota, Missouri, Nebraska, North Dakota, South Dakota, and Wisconsin.

Visit [morgan-aps.com/training](http://morgan-aps.com/training), for full course schedule and training information.



You must have your tuition payment information available when you enroll. We accept credit cards (Visa, MasterCard, or American Express) as well as purchase orders and Xilinx training credits.

#### Student Cancellation Policy

- Student cancellations received more than 7 days before the first day of class are entitled to a 100% refund. Refunds will be processed within 14 days.
- Student cancellations received less than 7 days before the first day of class are entitled to a 100% credit toward a future class.
- Student cancellations must be sent [here](#).

#### Morgan A.P.S. Course Cancellation Policy

- We regret from time-to-time classes will need to be rescheduled or cancelled.
- In the event of cancellation, live on-line training may be offered as a substitute.