

Course Description

Learn how to use basic Tcl syntax and language structures to build scripts suitable for use with Xilinx FPGA design tools. Learn about the effective use of variables, data types, and Tcl constructs to build effective conditional statements and loop controls. You will also have the opportunity to use Tcl language constructs with several labs designed to provide you scripting experience within the Vivado® Design Suite.

Level – FPGA 1

Course Duration – 1 day

Price – \$800 or 8 Xilinx Training Credits

Course Part Number – LANG-TCL-ILT

Who Should Attend? – FPGA designers and logic designers

Prerequisites

- FPGA design experience or completion of the [Designing FPGAs using the Vivado Design Suite 1](#) course

Software Tools

- Vivado Design or System Edition 2015.3
- Note: The topics covered in this course are not tied to a specific version of Vivado.

Hardware

- Architecture: N/A*
- Demo board: None*

* This course does not focus on any particular architecture.

** Check with [Morgan Advanced Programmable Systems, Inc.](#) for the specifics of the in-class lab board or other customizations.

After completing this comprehensive training, you will have the necessary skills to:

- Describe the basic syntax and language structure of the Tcl language
- Execute Tcl commands from a script using the Vivado IDE
- Use the Xilinx Tcl Store
- Use variables and describe data types
- Use Tcl language constructs to build conditional statements and loop controls for some common FPGA applications
- Use lists and arrays in efficient data structures
- Use procedures, packages, and namespaces to develop modules

Course Outline

- Introduction to the Tcl Environment
- Lab 1:** Introduction to the Vivado IDE Tcl Environment
- Using Tcl in the Vivado IDE
- Demo: Tcl Project-Based Flow
- Introduction to the Xilinx Tcl Store
- Demo: Using the Xilinx Tcl Store
- Lab 2:** Xilinx Tcl Scripting
- Basic Syntax and Structure
- Data Types, Variables, and Expressions
- Conditional Expressions and Loops
- Lab 3:** Manipulating Pin Attributes with Tcl
- Lists
- Data Structures and Xilinx-Specific Tcl commands
- Lab 4:** Design Analysis with the Vivado IDE
- Procedures and Packages

- Tcl Regular Expressions
- Lab 5:** Using Regular Expressions
- Appendix: Debugging and Error Management
- Appendix: Regular Tcl Expressions

Lab Descriptions

- Lab 1:** Introduction to the Vivado IDE Tcl Environment – Learn some basic ways of interfacing with the operating system and explore commonly used Tcl commands.
- Lab 2:** Basic Tcl Scripting – Learn how to use Tcl scripts in a typical FPGA design flow using the Vivado IDE.
- Lab 3:** Manipulating Pin Attributes with Tcl – Learn to query your design and verify the use of various Tcl commands with the Vivado IDE. You will also learn to make pin assignments and verify resource usage with appropriate Vivado IDE reports.
- Lab 4:** Design Analysis with the Vivado IDE – This lab introduces some of the most important reporting and design analysis features provided by the Vivado Design Suite. In this lab, you will use Tcl commands to query the design and locate clock sources. You will also use the `check_timing` and `report_timing` commands to verify design performance.
- Lab 5:** Using Regular Expressions – Query timing reports to find critical timing information and build a custom timing report while using file I/O commands and regular expressions to extract essential information with a script.

Register Today

Morgan Advanced Programmable Systems, Inc. (MAPS, Inc.) delivers public and private courses in locations throughout the central US region; including Iowa, Illinois, Kansas, Minnesota, Missouri, Nebraska, North Dakota, South Dakota and Wisconsin.

Visit morgan-aps.com/training, for full course schedule and training information.



You must have your tuition payment information available when you enroll. We accept credit cards (Visa, MasterCard, or American Express) as well as purchase orders and Xilinx training credits.

Student Cancellation Policy

- Students cancellations received more than 7 days before the first day of class are entitled to a 100% refund. Refunds will be processed within 14 days.
- Student cancellations received less than 7 days before the first day of class are entitled to a 100% credit toward a future class.
- Student cancellations must be sent [here](#).

MAPS Inc. Course Cancellation Policy

- We regret from time to time classes will need to be rescheduled or cancelled.
- In the event of cancellation, live on-line training may be offered as a substitute.

- MAPS may cancel a class up to 7 days before the scheduled start date of the class; all students will be entitled to a 100% refund.
- Under no circumstances is MAPS responsible or liable for travel, lodging or other incidental costs. Please be aware of this cancellation policy when making your arrangements.
- For additional information or to schedule a private class contact us [here](#).