

Course Description

This comprehensive course is a thorough introduction to SystemVerilog constructs for verification. This class addresses writing testbenches to verify your design under test (DUT) utilizing the new constructs available in SystemVerilog. Object-oriented modeling, new data types, re-usable tasks and functions, randomization, code coverage, assertions, and the Direct Programming Interface (DPI) are all covered. The information gained can be applied to any digital design verification approach. This course combines insightful lectures with practical lab exercises to reinforce key concepts.

In this two-day course, you will gain valuable hands-on experience. Incoming students with a Verilog background will finish this course empowered with the ability to more efficiently verify designs.

Level – FPGA 1

Course Duration – 2 days

Price – \$1,600 or 16 Xilinx Training Credits

Course Part Number – LANG-SVVER-ILT

Who Should Attend? – Hardware and verification engineers

Prerequisites

- Experienced Verilog user or completion of the *Designing with Verilog* course

Recommended

- Designing with SystemVerilog* course

Software Tools

- Vivado® Design or System Edition 2017.1
- Questa Sim Prime Simulator 10.5b

Hardware

- Architecture: N/A*
- Demo board: None*

* This course does not focus on any particular architecture.

** Check with [Morgan Advanced Programmable Systems, Inc.](http://www.morgan-aps.com) for the specifics of the in-class lab board or other customizations.

After completing this comprehensive training, you will have the necessary skills to:

- Describe the advantages and enhancements to SystemVerilog to support verification
- Define the new data types available in SystemVerilog
- Analyze and use the improvements to tasks and functions
- Discuss and use the various new verification building blocks available in SystemVerilog
- Describe object-oriented programming and create a class-based verification environment
- Explain the various methods for creating random data
- Create and utilize random data for generating stimulus to a DUT
- Identify how SystemVerilog enhances functional coverage for simulation verification
- Utilize assertions to quickly identify correct behavior in simulation
- Identify how the direct programming interface can be used with C/C++ in a verification environment

Course Outline

Day 1

- Introduction to SystemVerilog for Verification
- Data Types
- Tasks and Functions

- Lab 1:** Implementing Tasks and Functions
- SystemVerilog Verification Building Blocks
- Lab 2:** Connecting the Testbench to the DUT
- Object-Oriented Modeling
- Lab 3:** Object-Oriented Modeling

Day 2

- Randomization
- Lab 4:** Randomization
- Coverage
- Lab 5:** Coverage
- Assertions
- Lab 6:** Assertions
- Direct Programming Interface
- Demo:** Direct Programming Interface
- Inter Process Communication

Lab Descriptions

- Lab 1:** Implementing Tasks and Functions – Use a task and function to provide input data for a DUT and perform simulation.
- Lab 2:** Connecting the Testbench to the DUT – Utilize new SystemVerilog verification building blocks to connect the input data to the DUT.
- Lab 3:** Object-Oriented Modeling – Use object-oriented programming concepts to create a class for enhancing the verification of the DUT.
- Lab 4:** Randomization – Create random data as input into the DUT to fully validate the design.
- Lab 5:** Coverage – Create and use a coverage group to validate the code coverage for the DUT. Make adjustments and again validate the coverage.
- Lab 6:** Assertions – Create an assertion to validate all possible conditions are verified for the DUT.

Register Today

Morgan Advanced Programmable Systems, Inc. (MAPS, Inc.) delivers public and private courses in locations throughout the central US region; including Iowa, Illinois, Kansas, Minnesota, Missouri, Nebraska, North Dakota, South Dakota and Wisconsin.

Visit morgan-aps.com/training, for full course schedule and training information.



You must have your tuition payment information available when you enroll. We accept credit cards (Visa, MasterCard, or American Express) as well as purchase orders and Xilinx training credits.

Student Cancellation Policy

- Students cancellations received more than 7 days before the first day of class are entitled to a 100% refund. Refunds will be processed within 14 days.

- Student cancellations received less than 7 days before the first day of class are entitled to a 100% credit toward a future class.
- Student cancellations must be sent [here](#).

MAPS Inc. Course Cancellation Policy

- We regret from time to time classes will need to be rescheduled or cancelled.
- In the event of cancellation, live on-line training may be offered as a substitute.
- MAPS may cancel a class up to 7 days before the scheduled start date of the class; all students will be entitled to a 100% refund.
- Under no circumstances is MAPS responsible or liable for travel, lodging or other incidental costs. Please be aware of this cancellation policy when making your arrangements.
- For additional information or to schedule a private class contact us [here](#).