

## Course Description

This course offers introductory training on the Vivado® Design Suite and demonstrates the FPGA design flow for those uninitiated to FPGA design.

The course provides experience with:

- Creating a Vivado Design Suite project with source files
- Simulating a design
- Performing pin assignments
- Applying basic timing constraints
- Synthesizing and implementing
- Debugging a design
- Generating and downloading a bitstream onto a demo board

### What's New for 2022.2

- Added content to the following modules:
  - Introduction to FPGAs, FPGA & Adaptive SoC Families, Introduction to the Vivado Design Suite, RTL Development, Vivado Synthesis Implementation and Bitstream Generation
- New modules:
  - Understanding Design Power for Better Time to Market
  - Versal ACAP: Power Design Manager
- All labs have been updated to the latest software versions

**Level – FPGA 1**

#### Course Details

- 2 days live instructor led training (online or in person)
- 24 lectures
- 12 labs
- 7 demos

**Price – \$1,600 or 16 Xilinx Training Credits**

**Course Part Number – FPGA-VDES1**

**Who Should Attend?** – Digital designers new to FPGA design who need to learn the FPGA design cycle and the major aspects of the Vivado Design Suite

#### Prerequisites

- Basic knowledge of the VHDL or Verilog language
- Digital design knowledge

#### Software Tools

- [Designing FPGAs Using the Vivado Design Suite 2](#)
- [Designing FPGAs Using the Vivado Design Suite 3](#)
- [Designing FPGAs Using the Vivado Design Suite 4](#)

#### Hardware

- Architecture: UltraScale™ FPGAs and Versal® ACAPs\*
- Demo board: Zynq® UltraScale+™ MPSoC ZCU104 board\*

\* This course focuses on the UltraScale and Versal architectures. Check with [Morgan Advanced Programmable Systems, Inc.](#) for the specifics of the in-class lab board or other customizations. After completing this comprehensive training, you will have the necessary skills to:

- Use the New Project Wizard to create a new Vivado IDE project
- Describe the supported design flows of the Vivado IDE
- Generate a DRC report to detect and fix design issues early in the flow

- Use the Vivado IDE I/O Planning layout to perform pin assignments
- Perform clocking and static timing analysis (STA)
- Synthesize and implement an HDL design
- Apply clock and I/O timing constraints and perform timing analysis
- Use the Xilinx Power Estimator (XPE) and Power Design Manager (PDM) tools
- Use the Schematic and Hierarchy viewers to analyze and cross-probe a design
- Use the Vivado logic analyzer and debug cores to debug a design

## Course Outline

### Day 1

#### Device Architectures

- **Introduction to FPGAs**  
Provides an overview of FPGA architecture and describes the advantages, applications, and major building blocks of FPGAs. {Lecture}
- **FPGA & Adaptive SoC Families**  
Introduces 7 series and UltraScale™ FPGAs, stacked silicon interconnect-based 3D IC devices, Zynq®-7000 SoCs, Zynq UltraScale+™ MPSoCs, and Adaptive Compute Acceleration Platforms (ACAPs). {Lecture}

#### Vivado IDE Overview

- **Introduction to the Vivado Design Suite**  
Describes various design flows and the role of the Vivado IDE in the flow. {Lecture}
- **Introduction to the Tcl Environment**  
Introduces Tcl (tool command language). {Lecture}
- **Vivado Design Suite Project-Based Mode**  
Introduces project-based mode in the Vivado Design Suite, including creating a project, adding files to a project, exploring the Vivado IDE, and simulating a design. {Lecture, Lab}
- **Vivado Design Suite Non-Project Based Mode**  
Describes the design flow using non-project batch mode, including using design analysis commands and how constraints are managed in non-project mode. {Lecture}

#### UltraFast Design Methodology

- **UltraFast Design Methodology: Board and Device Planning**  
Introduces the methodology guidelines on board and device planning. {Lecture}

#### Vivado Tool Flow

- **RTL Development**  
Covers RTL and the RTL design flow, recommended coding guidelines, using control signals, and recommendations on resets. {Lecture}
- **Behavioral Simulation**  
Describes the process of behavioral simulation and the simulation options available in the Vivado IDE. {Lecture}
- **Vivado IP Flow**  
Demonstrates how to customize IP, instantiate IP, and verify the hierarchy of your design IP. {Lecture, Demo, Lab}
- **Vivado Synthesis and Implementation and Bitstream Generation**  
Reviews creating timing constraints according to the design scenario, synthesizing and implementing the design, and,

optionally, generating and downloading a bitstream to a demo board. {Lecture, Lab}

## Design Analysis

- **Basic Design Analysis in the Vivado IDE**  
Outlines the various design analysis features in the Vivado Design Suite. {Demo, Lab}
- **Vivado Design Rule Checks**  
Illustrates how to run a DRC report on the elaborated design to detect design issues early in the flow. Fix the DRC violations. {Lab}
- **Introduction to Vivado Reports**  
Demonstrates generating and using Vivado timing reports to analyze failed timing paths. {Lecture, Demo}

## Day 2

### Timing – Basics

- **Introduction to Clock Constraints**  
Shows how to apply clock constraints and perform timing analysis. {Lecture, Demo, Lab}
- **Generated Clocks**  
Demonstrates using the report clock networks report to determine if there are any generated clocks in a design. {Lecture, Demo}
- **I/O Constraints and Virtual Clocks**  
Covers applying I/O constraints and performing timing analysis. {Lecture, Lab}
- **Timing Constraints Wizard**  
Reviews how to use the Timing Constraints Wizard to apply missing timing constraints in a design. {Lecture, Lab}
- **Static Timing Analysis (STA)**  
Describes the clock and its attributes, basics of clock gating, and static timing analysis (STA). {Lecture}
- **Setup and Hold Violation Analysis**  
Covers what setup and hold slack are and describes how to perform input/output setup and hold analysis. {Lecture}

### Pin Planning

- **Vivado Design Suite I/O Pin Planning**  
Describes the I/O Pin Planning layout for performing pin assignments in a design. {Lecture, Lab}

### Power

- **Power Estimation Using XPE**  
Illustrates estimating the number of resources and default activity rates for a design and evaluating the estimated power calculated by XPE. {Lecture, Lab}
- **Understanding Power for Better Time to Market**  
Describes the importance of power closure and device selection for better time to market. {Lecture}
- **Versal ACAP: Power Design Manager**  
Discusses using the Power Design Manager tool, including import and export functions.

### Configuration

- **Introduction to FPGA Configuration**  
Describes how FPGAs can be configured. {Lecture}

### Debugging

- **Introduction to the Vivado Logic Analyzer**  
Provides an overview of the Vivado logic analyzer for debugging a design. {Lecture, Demo}
- **Introduction to Triggering**

Introduces the trigger capabilities of the Vivado logic analyzer. {Lecture}

- **Debug Cores**  
Describes how the debug hub core is used to connect debug cores in a design. {Lecture}

## Register Today

Morgan Advanced Programmable Systems, Inc. (Morgan A.P.S.) delivers public and private courses in locations throughout the central US region; including Iowa, Illinois, Kansas, Minnesota, Missouri, Nebraska, North Dakota, South Dakota, and Wisconsin.

Visit [morgan-aps.com/training](http://morgan-aps.com/training), for full course schedule and training information.



You must have your tuition payment information available when you enroll. We accept credit cards (Visa, MasterCard, or American Express) as well as purchase orders and Xilinx training credits.

## Student Cancellation Policy

- Student cancellations received more than 7 days before the first day of class are entitled to a 100% refund. Refunds will be processed within 14 days.
- Student cancellations received less than 7 days before the first day of class are entitled to a 100% credit toward a future class.
- Student cancellations must be sent [here](#).

## Morgan A.P.S. Course Cancellation Policy

- We regret from time-to-time classes will need to be rescheduled or cancelled.
- In the event of cancellation, live on-line training may be offered as a substitute.
- Morgan A.P.S. may cancel a class up to 7 days before the scheduled start date of the class; all students will be entitled to a 100% refund.
- Under no circumstances is Morgan A.P.S. responsible or liable for travel, lodging or other incidental costs. Please be aware of this cancellation policy when making your arrangements.
- For additional information or to schedule a private class contact us [here](#).

## Online training with real hardware

During the Covid-19 period, some companies do not allow their staff to participate in live in-person training.

- Consequently, Morgan Advanced Programmable Systems, Inc. has set up a training VPN where engineer participants can take classes online using the same computers and devCards used during in-person training.
- Even better, and upon request, you can use these computers after hours on training days to experiment with labs. This is not possible for in-person training.
- Additionally, just like in-person training, the laptops and devCards, tools, OS, and licensing are set up in advance.
- In some ways, live online-training is better than in-person...for example, you can grant the instructor permission to look at your Vivado, PetaLinux terminal, or Vitis for extended periods of time if your lab is not going exactly as planned to a missed step.
- This is often more comfortable than two engineers crowding around a laptop screen.

- Taking remote training also allows you to learn some tips and tricks for working remote. Whether your devCard is in the lab down the hall, or across the world via VPN, you can control your Xilinx based device quickly and efficiently.