

FPGA-DSGNCLOSURE (v1.0)

Course Specification

Course Description

Learn how to achieve design closure more efficiently and productively by using the three pillars of design closure (functional closure, timing closure, and power closure). Also learn how to solve functional behavior, timing, and power simultaneously to achieve faster time-to-market results.

The emphasis of this course is on:

- Defining what design closure is and describing the three pillars of design closure (functional closure, timing closure, and power closure)
- Using recommended coding techniques
- Applying initial design checks and reviewing timing summary and methodology reports for a design
- Using baselining to verify that a design meets timing goals and applying the guidelines described in the baselining process
- Performing quality of results (QoR) assessments at different stages to improve the QoR score
- Implementing Intelligent Design Runs (IDR) to automate analysis and timing closure for complex designs
- Applying common timing closure techniques
- Optimizing SLR crossings in Versal SSIT devices
- Reviewing the importance of power closure and device selection
- Estimating power consumption by using the Vivado™ Design Suite Power Report utility and performing power optimization on a design
- Identifying Versal™ adaptive SoC power and thermal solutions
- Utilizing architecture features to improve a design's power consumption

What's New for 2024.1

- New module:
 - Optimizing SLR Crossings in SSI Technology
- New lab on Timing Closure for Versal Adaptive SoC SSIT Devices
- All labs have been updated to the latest software versions

Level – FPGA 2

Course Details

- 2 days live instructor led training (online or in person)
 - 22 lectures
 - 8 labs

Price – \$1,600 or 16 AMD Training Credits

Course Part Number – FPGA-DSGNCLOSURE

Who Should Attend? – Software and hardware developers, system architects, and anyone who wants to learn about design closure techniques related to functional, timing, and power closure

Prerequisites

- Basic knowledge of FPGA and SoC architecture and HDL coding techniques
- Basic knowledge of the [Vivado Design Suite](#)

Alternative Course

- [FPGA-STAXDCADV](#)

Software Tools

- Vivado Design Suite 2024.1

Hardware

- Architecture: UltraScale™ FPGAs and [Versal adaptive SoCs](#)

After completing this comprehensive training, you will have the necessary skills to:

- Describe what design closure is as well as its three pillars
- Resolve setup and hold violations by reducing logic delay and net delay
- Improve clock skew and clock uncertainty
- Identify clock domain crossings (CDC) and scenarios that require synchronization circuits
- Perform QoR assessment at different stages and improve the QoR score
- Implement Intelligent Design Runs (IDR)
- Identify and apply common timing closure techniques
- Understanding and optimizing SLR crossings in Versal SSIT devices
- Apply the power closure flow for better time to market
- Leverage the Power Design Manager tool for power estimation
- Describe Versal adaptive SoC power and thermal solutions
- Perform power optimization on a design

Course Outline

Day 1

Introduction

- **Introduction to Design Closure**
Defines what design closure is and identifies the three pillars of design closure. {Lecture}

Functional Closure

- **HDL Coding Techniques**
Covers basic digital coding guidelines used in an FPGA design. {Lecture}
- **Behavioral Simulation**
Describes the process of behavioral simulation and the simulation options available in the Vivado IDE. {Lecture}

Timing Closure

- **Static Timing Analysis (STA)**
Describes the clock and its attributes, basics of clock gating, and static timing analysis (STA). {Lecture}
- **UltraFast Design Methodology: Timing Closure**
Provides an overview of the various stages of the UltraFast Design Methodology for timing closure. {Lecture}
- **Baselining**
Demonstrates the performance baselining process, which is an iterative approach to incrementally constrain a design and meet timing. {Lecture, Lab}
- **Setup and Hold Violation Analysis**
Covers what setup and hold slack are and describes how to perform input/output setup and hold analysis. {Lecture}
- **Reducing Logic Delay**
Describes how to optimize regular fabric paths and paths with dedicated blocks and macro primitives. {Lecture}
- **Reducing Net Delay**
Reviews different techniques to reduce congestion and net delay. {Lecture}
- **Improving Clock Skew**
Describes how to apply various techniques to improve clock skew. {Lecture}

FPGA-DSGNCLOSURE (v1.0)

Course Specification

- **Improving Clock Uncertainty**
Reviews various flows for improving clock uncertainty, including using parallel BUFGCE_DIV clock buffers, changing MMCM or PLL settings, and limiting synchronous clock domain crossing (CDC) paths. {Lecture, Lab}
- **QoR Reports Overview**
Describes what quality of result (QoR) is and how to analyze the QoR reports generated by the Vivado IDE. {Lecture, Lab}

Day 2

Timing Closure (continued)

- **Clock Domain Crossing (CDC) and Synchronization Circuits**
Explains what clock domain crossings (CDC) are and the scenarios that require synchronization circuits. {Lecture}
- **Intelligent Design Runs (IDR)**
Introduces Intelligent Design Runs (IDR), which are special types of implementation runs that use a complex flow to attempt to close timing. {Lecture, Lab}
- **Versal Adaptive SoC: Timing Closure Techniques**
Lists the common timing closure techniques for logic optimization, design analysis, and timing closure. Also describes the timing considerations for SSI technology devices. {Lecture}
- **Optimizing SLR Crossings in SSI Technology**
Describe optimizing timing and design in Versal™ SSIT devices through efficient SLR crossings and constraints. {Lecture, Lab}

Power Closure

- **Understanding Design Power**
Outlines the types of design power, describes the power closure flow, and identifies methods for bringing down the power of a device. {Lecture, Lab}
- **Versal Adaptive SoC: Power Design Manager**
Discusses using the new Power Design Manager tool, including import and export functions. {Lecture, Lab}
- **Versal Adaptive SoC: Power and Thermal Solutions**
Discusses the power domains in the Versal Adaptive SoC as well as power optimization and analysis techniques. Thermal design challenges are also covered. {Lecture}
- **Design Power Constraints**
Describes what design power constraints are and how to use the Power Constraints Advisor tool. Power rail constraints are also covered. {Lecture}
- **Power Management Techniques**
Identifies techniques used for low-power design. {Lecture}
- **Power Analysis and Optimization**
Covers how to use report power commands to estimate power consumption. {Lecture, Lab}

Register Today

Morgan Advanced Programmable Systems, Inc. (Morgan A.P.S.) delivers public and private courses in locations throughout the central US region; including Iowa, Illinois, Kansas, Minnesota, Missouri, Nebraska, North Dakota, South Dakota, and Wisconsin.

Visit morgan-aps.com/training, for full course schedule and training information.



- You must have your tuition payment information available when you enroll. We accept credit cards (Visa, MasterCard, or American Express) as well as purchase orders and Xilinx training credits.

Student Cancellation Policy

- Student cancellations received more than 7 days before the first day of class are entitled to a 100% refund. Refunds will be processed within 14 days.
- Student cancellations received less than 7 days before the first day of class are entitled to a 100% credit toward a future class.
- Student cancellations must be sent [here](#).

Morgan A.P.S. Course Cancellation Policy

- We regret from time-to-time classes will need to be rescheduled or cancelled.
- In the event of cancellation, live on-line training may be offered as a substitute.
- Morgan A.P.S. may cancel a class up to 7 days before the scheduled start date of the class; all students will be entitled to a 100% refund.
- Under no circumstances is Morgan A.P.S. responsible or liable for travel, lodging or other incidental costs. Please be aware of this cancellation policy when making your arrangements.
- For additional information or to schedule a private class contact us [here](#).

Online or in person training with real hardware

- Morgan Advanced Programmable Systems, Inc. has set up a training VPN where engineer participants can take classes online using the same computers and devCards used during in-person training.
- Even better, and upon request, you can use these computers after hours on training days to experiment with labs. This is not possible for in-person training.
- Additionally, just like in-person training, the laptops and devCards, tools, OS, and licensing are set up in advance.
- In some ways, live online-training is better than in-person...for example, you can grant the instructor permission to look at your Vivado, PetaLinux terminal, or Vitis for extended periods of time if your lab is not going exactly as planned to a missed step.
- This is often more comfortable than two engineers crowding around a laptop screen.
- Taking remote training also allows you to learn some tips and tricks for working remote. Whether your devCard is in the lab down the hall, or across the world via VPN, you can control your Xilinx based device quickly and efficiently.