CONN-SI-ILT (v1.0)

Course Description

Learn when and how to apply signal integrity techniques to high-speed interfaces between Xilinx FPGAs and other components. This comprehensive course combines design techniques and methodology with relevant background concepts of high-speed bus and clock design, including transmission line termination, loading, and jitter.

You will work with IBIS models and complete simulations using Mentor Graphics HyperLynx. Other topics include managing PCB effects and on-chip termination. This course balances lecture modules with instructor demonstrations and practical hands-on labs.

Level – Connectivity 3

Course Duration - 3 days

Price – \$2,400 or 24 Xilinx Training Credits

Course Part Number - CONN-SI-ILT

Who Should Attend? – Digital designers, board layout designers, or scientists, engineers, and technologists seeking to implement Xilinx solutions. Also end users of Xilinx products who want to understand how to implement high-speed interfaces without incurring the signal integrity problems related to timing, crosstalk, and overshoot or undershoot infractions.

Prerequisites

- FPGA design experience preferred (*Designing FPGAs Using the Vivado Design Suite 1* course or equivalent)
- Familiarity with high-speed PCB concepts
- Basic knowledge of digital and analog circuit design
- Vivado[™] tool knowledge is helpful

Software Tools

- Vivado System Edition 2012.4
- Mentor Graphics HyperLynx 8.2.1

Hardware

- Architecture: N/A*
- Demo board: None*

* This course does not focus on any particular architecture.

** Check with <u>Morgan Advanced Programmable Systems, Inc.</u> for the specifics of the in-class lab board or other customizations. After completing this comprehensive training, you will have the necessary skills to:

- Describe signal integrity effects
- Predict and overcome signal integrity challenges
- Simulate signal integrity effects
- Verify and derive design rules for the board design
- Apply signal integrity techniques to high-speed interfaces between Xilinx FPGAs and semiconductor circuits
- Plan your board design under FPGA-specific restrictions
- Supply the FPGAs with power
- Handle thermal aspects

Course Outline

Part 1 – Signal Integrity

- Signal Integrity Introduction
- Transmission Lines
- IBIS Models and SI Tools
- Lab 1: Invoking HyperLynx
- Reflections
- Lab 2: Reflection Analysis

Signal Integrity and Board Design for Xilinx FPGAs

Connectivity 3

Course Specification

- Crosstalk
- Lab 3: Crosstalk Analysis
- Signal Integrity Analysis
- Power Supply Issues
- Signal Integrity Summary

Part 2 – Board Design

- Board Design Introduction
- FPGA Power Supply
- Lab 4: Power Analysis
- FPGA Configuration and PCB
- Signal Interfacing: Interfacing in General
- Signal Interfacing: FPGA-Specific Interfacing
- Lab 5: I/O Pin Planning
- Die Architecture and Packaging
- PCB Details
- Thermal Aspects
- Lab 6: Thermal Design
- Tools for PCB Planning and Design
- Board Design Summary

Lab Descriptions

- Lab 1: Invoking HyperLynx Become familiar with signal integrity tools. Use HyperLynx for schematic entry, modeling, and simulation. Modify a standard IBIS model to define a driver and then use its stackup editor to define a PCB.
- Lab 2: Reflection Analysis Define a circuit and run various simulations for effects of reflection.
- Lab 3: Crosstalk Analysis Using simulation, analyze circuit topology and PCB data for strategies to minimize crosstalk.
- Lab 4: Power Analysis Estimate initial power requirements using an Excel spreadsheet, then use the Vivado Power Analyzer to accurately predict board power needs.
- Lab 5: Pin Planning Use the PlanAhead software to identify pin placement and implement pin assignments.
- Lab 6: Thermal Design Determine maximum junction temperature and calculate acceptable thermal resistance.

Register Today

Morgan Advanced Programmable Systems, Inc. (MAPS, Inc.) delivers public and private courses in locations throughout the central US region; including Iowa, Illinois, Kansas, Minnesota, Missouri, Nebraska, North Dakota, South Dakota and Wisconsin.

Visit morgan-aps.com/training, for full course schedule and training information.



You must have your tuition payment information available when you enroll. We accept credit cards (Visa, MasterCard, or American Express) as well as purchase orders and Xilinx training credits.

© 2017 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Signal Integrity and Board Design for Xilinx FPGAs

Connectivity 3

Course Specification

CONN-SI-ILT (v1.0)

Student Cancellation Policy

- Students cancellations received more than 7 days before the first day of class are entitled to a 100% refund. Refunds will be processed within 14 days.
- Student cancellations received less than 7 days before the first day of class are entitled to a 100% credit toward a future class.
 Student cancellations must be sent here.
- Student cancellations must be sent <u>here</u>.

MAPS Inc. Course Cancellation Policy

- We regret from time to time classes will need to be rescheduled or cancelled.
- In the event of cancellation, live on-line training may be offered as a substitute.
- MAPS may cancel a class up to 7 days before the scheduled start date of the class; all students will be entitled to a 100% refund.
- Under no circumstances is MAPS responsible or liable for travel, lodging or other incidental costs. Please be aware of this cancellation policy when making your arrangements.
- For additional information or to schedule a private class contact us <u>here</u>.

© 2017 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.